

13 floating gate and being separated from said floating gate by said second insulation layer, said  
14 second portion having a surface substantially parallel to and opposing said first side wall;  
15 an erase gate formed over a second one of said side walls and over at least a portion of  
16 said top surface of said floating gate and being separated from said second one of said side walls  
17 by said second insulation layer;  
18 a drain region formed in a portion of said substrate proximate said control gate; and  
19 a source region formed in a portion of said substrate proximate said erase gate;  
20 whereby during an erase operation with the drain region, the source region and the  
21 control gate connected to ground, and a relatively high potential applied to the erase gate, stored  
22 electrons are removed from the floating gate to the erase gate through the Fowler-Nordheim  
23 tunneling process.

1 2. (Amended) A semiconductor device having at least one transistor as recited in claim 1  
2 wherein said erase gate overlaps said floating gate and at least a portion of said control gate.

1 8. (Amended) A memory array disposed on a substrate comprising a plurality of memory  
2 cells each having a channel region formed in said substrate, a floating gate separated from said  
3 channel region by a first insulating layer, an erase gate, a control gate separated from said  
4 floating gate by a second insulating layer, a source region, and a drain region, comprising:  
5 a plurality of rows and columns of interconnected memory cells wherein the control gates  
6 of memory cells in the same row are connected by a common word-line, the erase gates of the  
7 memory cells in the same rows are connected by a common erase line, the source regions of the  
8 memory cells in the same rows are connected by a common source line, and the drain regions of  
9 memory cells in the same columns are commonly connected via a common drain line, wherein at  
10 least a portion of each said control gate is disposed over a portion of said channel region and is  
11 separated therefrom by said second insulating layer, and wherein a portion of said control gate is

12 disposed in facing relationship to a side surface of said floating gate and is separated therefrom  
13 by said second insulating layer; and  
14 a control circuit connecting to said word-lines, erase lines, source lines and drain lines for  
15 operating one or more memory cells of said memory array;  
16 whereby during an erase operation with the drain region, the source region and the  
17 control gate connected to ground, and a relatively high potential applied to the erase gate, stored  
18 electrons are removed from the floating gate to the erase gate through the Fowler-Nordheim  
19 tunneling process.

D2 Sub E2  
end 9. (Amended) A memory array disposed on a substrate as recited in claim 8 wherein said  
2 floating gate is generally disposed over said channel region and is separated therefrom by said  
3 first insulating layer, said control gate is generally placed on one side of said floating gate and  
4 separated therefrom by said second insulation layer, said erase gate is generally placed on a  
5 second side of said floating gate and is separated therefrom by said second insulation layer, said  
6 drain region is generally disposed on said one side of said floating gate, and said source region  
7 is generally disposed on said second side of said floating gate.

1 10. (Amended) A memory array as recited in claim 9 wherein said erase gate overlaps  
2 said floating gate and at least a portion of said control gate.

D3 Cont'd Sub E3 16. (Amended) A semiconductor device having at least one transistor, the device  
2 comprising:  
3 a substrate having a channel region;  
4 a first insulating layer disposed over said channel region and over at least a portion of  
5 said substrate;  
6 a floating gate generally disposed over said channel region and separated therefrom by  
7 said first insulating layer, said floating gate having at least two side walls and a top surface;  
8 a second insulating layer disposed over said side walls and over said top surface of said  
9 floating gate;

10 a control gate having a first portion disposed over a portion of said channel region and  
11 being separated therefrom by said second insulating layer, a second portion formed over a first  
12 one of said side walls and a third portion formed over at least a portion of said top surface of said  
13 floating gate and being separated from said floating gate by said second insulation layer, said  
14 second portion having a surface substantially parallel to and opposing said first one of said side  
15 walls;

16 an erase gate formed over a second one of said side walls and over at least a portion of  
17 said top surface of said floating gate and being separated from said second one of said side walls  
18 by said second insulation layer;

D3  
end  
19 a source region formed in a portion of said substrate proximate said erase gate; and  
20 a drain region formed in a portion of said substrate proximate said control gate;

21 whereby during an erase operation with the drain region, the source region and the  
22 control gate connected to ground, and a relatively high potential applied to the erase gate, stored  
23 electrons are removed from the floating gate to the erase gate through the Fowler-Nordheim  
24 tunneling process.

1 17. (Amended) A semiconductor device having at least one transistor as recited in claim  
2 16 wherein said erase gate is disposed over at least a portion of each of said floating gate and  
3 said control gate.

Sub 1/2  
Add the following new claims:

1 18. (New) A semiconductor memory cell formed on a substrate, comprising:

2 a source region formed in said substrate;

D4  
Cont'd  
3 first and second drain regions respectively formed in said substrate in spaced apart  
4 relationship to and on opposite sides of said source region;

5 a first channel region disposed between said first drain region and said source region, and  
6 a second channel region disposed between said source region and said second drain region;

7 a first floating gate having at least a substantial portion thereof disposed over said first  
8 channel region and separated therefrom by a first insulation layer, and a second floating gate  
9 having at least a substantial portion thereof disposed over said second channel region and  
10 separated therefrom by said first insulation layer;

11 an erase gate overlying said source region and having opposite extremities thereof  
12 extending over at least portions of said first and second floating gates; and

13 a first control gate having a first portion overlying said first channel region and a second  
14 portion overlying a portion of said first floating gate; and

15 a second control gate having a first portion overlying said second channel region and a  
16 second portion overlying a portion of said second floating gate;

17 whereby with said drain regions and erase gates grounded, a relatively high potential  
18 applied to said source region, and a relatively low potential applied to said control gates, the  
19 floating gates will be coupled to the high potential at the source region, and hot carriers produced  
20 in the channel regions under the floating gates and first portions of the control gates will be  
21 injected into the floating gates; and

22 whereby during an erase operation with the drain region, the source region and the  
23 control gate connected to ground, and a relatively high potential applied to the erase gate, stored  
24 electrons are removed from the floating gate to the erase gate through the Fowler-Nordheim  
25 tunneling process.

1 19.(New) A memory cell as recited in claim 18 wherein each said floating gate has at  
2 least two side walls, and each said control gate has a third portion facing one of said side walls.

1 20. (New) A memory cell as recited in claim 19 wherein said erase gate has portions  
2 facing the other one of the sidewalls of each said floating gate.

Sub  
F2  
1 21. (New) A memory cell as recited in claim 18 wherein each said floating gate has at  
2 least two side walls, and said erase gate has portions facing one of the side walls of each said  
3 floating gate.

1 22. (New) A memory cell as recited in claim 18 wherein said opposite extremities of said  
2 erase gate extend across said floating gates to overly portions of said first and second control  
3 gates.

---